	Application No.	Applicant(s)	
Notice of Allowability	09/677,392	MUKHERJEE, ADIT	'YA
	Examiner	Art Unit	
	Mujtaba K. Chaudry	2133	
The MAILING DATE of this communication appears on the cover sheet with the correspondence address All claims being allowable, PROSECUTION ON THE MERITS IS (OR REMAINS) CLOSED in this application. If not included herewith (or previously mailed), a Notice of Allowance (PTOL-85) or other appropriate communication will be mailed in due course. THIS NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIGHTS. This application is subject to withdrawal from issue at the initiative of the Office or upon petition by the applicant. See 37 CFR 1.313 and MPEP 1308.			
1. \boxtimes This communication is responsive to $1/4/2006$.			
2. X The allowed claim(s) is/are 24-47.			
 Acknowledgment is made of a claim for foreign priority una)	been received. been received in Application No		ition from the
Applicant has THREE MONTHS FROM THE "MAILING DATE" noted below. Failure to timely comply will result in ABANDONN THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.		complying with the re	quirements
4. A SUBSTITUTE OATH OR DECLARATION must be subm INFORMAL PATENT APPLICATION (PTO-152) which give			NOTICE OF
5. CORRECTED DRAWINGS (as "replacement sheets") must be submitted.			
(a) 🔲 including changes required by the Notice of Draftsperson's Patent Drawing Review (PTO-948) attached			
1) 🗌 hereto or 2) 🔲 to Paper No./Mail Date			
(b) including changes required by the attached Examiner's Amendment / Comment or in the Office action of Paper No./Mail Date Identifying indicia such as the application number (see 37 CFR 1.84(c)) should be written on the drawings in the front (not the back) of			
Identifying indicia such as the application number (see 37 CFR 1 each sheet. Replacement sheet(s) should be labeled as such in t	.84(c)) should be written on the drawi he header according to 37 CFR 1.121(ngs in the front (not the (d).	е раск) от
 DEPOSIT OF and/or INFORMATION about the depo attached Examiner's comment regarding REQUIREMENT 			Note the
Attachment(s) 1. Notice of References Cited (PTO-892) 2. Notice of Draftperson's Patent Drawing Review (PTO-948) 3. Information Disclosure Statements (PTO-1449 or PTO/SB/O Paper No./Mail Date 4. Examiner's Comment Regarding Requirement for Deposit of Biological Material	5. Notice of Informal F 6. Interview Summary Paper No./Mail Da 7. Examiner's Amend 8. Examiner's Statem 9. Other	r (PTO-413), te ment/Comment	
Ol Ol 0 2/22/06	GUY LAMARRE PRIMARY EXAMINE	ER	

U.S. Patent and Trademark Office PTOL-37 (Rev. 7-05) Application/Control Number: 09/677,392

Art Unit: 2133

REASONS FOR ALLOWANCE

Claims 24-47 are allowed. The following is an Examiner's statement of reasons for allowance:

Independent claim 24 of the present application teaches a integrated circuit comprising: a test controller; a logic unit controller of the integrated circuit; a single test bus of the integrated circuit, the single test bus coupled between the test controller and the logic unit controller; a plurality of design for test features of the integrated circuit, the design for test features coupled to the logic unit controller; and a logic unit of the integrated circuit, the logic unit coupled to the logic unit controller and to design for test features; wherein the test controller is to provide a global control signal as a packet including a plurality of different types of instructions signals to the logic unit controller over the single test bus, wherein the logic unit controller is to receive the packet and provide a plurality of different types of instruction signals to design for test feature. The foregoing limitations are not found in the prior arts of record. The prior art of record, namely Wasson, teaches an integrated circuit tester with a plurality of tester channels for testing a device under test. The tester channels include an instruction memory for storing a set of test instructions which are executed during testing. Wasson teaches the test instructions to include a vector data which indicates a particular test and other instructions which direct a certain number of data bits to the tester. Wasson teaches (Figure 1 and col. 4, lines 17-54) a host computer which signals a disk controller to read the instructions for the tester channel and write those instructions onto an instruction memory. The examiner would like to point out that the test controller in the present application is analogous to the disk controller of Wasson, since the test controller (in the present application) is defined to be any device that asserts test instructions (present application: specification page 6, lines 13-17). A test bus is shown in figure

Application/Control Number: 09/677,392

Art Unit: 2133

1 (Wasson) that is connected to the test controller/disk controller and the logic unit control. The

Page 3

logic unit controller/deskew controller in the present application is analogous to the timing

circuit of Wasson, since the logic unit controller/deskew controller is defined to synchronize the

instructions (present application: specification pages 7-8, lines 28 and 1-5 respectively).

However, Wasson and the prior arts of record do not teach or fairly suggest all the limitations in

the independent claim 24 of the present application. In particular, the limitations of, "...the test

controller is to provide a global control signal as a packet including a plurality of different types

of instructions signals to the logic unit controller over the single test bus, wherein the logic unit

controller is to receive the packet and provide a plurality of different types of instruction signals

to design for test feature" are not taught nor fairly suggested in the prior arts of record.

Independent claim 37 includes similar limitations of independent claim 24 and therefore

is allowed for similar reasons.

Dependent claims 25-36 and 38-47 depend from independent claims 24 and 37 and

inherently include limitations therein and therefore are allowed as well.

Any inquiries concerning this communication should be directed to the examiner,

Mujtaba Chaudry who may be reached at 571-272-3817. The examiner may normally be reached

Mon – Thur 6:30 am to 4:30 pm.

If attempts to reach the examiner by telephone are unsuccessful, please contact the

examiner's supervisor, Albert DeCady at 571-272-3819.

Mujtaba Chaudry Art Unit 2133

March 23, 2006

PRIMARY EXAMINER